DS05-20818-2E

# FLASH MEMORY

**CMOS** 

# 2M (256K $\times$ 8) BIT

# MBM29F002T/002B/002ST/002SB -70/-90/-12

### **■ FEATURES**

• Single 5.0 V read, write, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Package option

32-pin TSOP (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type) ··· MBM29F002T/002B 32-pin PLCC (Package suffix: PD) ··· MBM29F002T/002B

40-pin TSOP (Package suffix: PTN-Normal Bend Type, PTR-Reversed Bend Type) ··· MBM29F002ST/002SB

- Minimum 100,000 write/erase cycles
- High performance

70 ns maximum access time

Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

• Boot Code Sector Architecture

T=Top sector

B=Bottom sector

Embedded Erase<sup>™</sup> Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded Program™ Algorithms

Automatically write and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Low Vcc write inhibit ≤ 3.2 V
- Hardware RESET pin

Resets internal state machine to the read mode

Sector protection

Hardware method disables any combination of sectors from write or erase operations


Temporary sector unprotection

Hardware method temporarily enables any combination of sectors from write or erase operations

Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

### ■ PACKAGE



### **■ GENERAL DESCRIPTION**

The MBM29F002T/002B/002ST/002SB is a 2M-bit, 5.0 V-only Flash memory organized as 256K bytes of 8 bits each. The MBM29F002T/002B/002ST/002SB is offered in a 32-pin TSOP and 32-pin PLCC packages. The MBM29F002ST/002SB is offered in a 40-pin TSOP package. This device is designed to be programmed insystem with the standard system 5.0 V Vcc supply. A 12.0 V Vpp is not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers. The MBM29F002T/002B/002ST/002SB is erased when shipped from the factory.

The standard MBM29F002T/002B/002ST/002/SB offers access times 70 ns, 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable  $(\overline{\text{CE}})$ , write enable  $(\overline{\text{WE}})$ , and output enable  $(\overline{\text{OE}})$  controls.

The MBM29F002T/002B/002ST/002SB is command set compatible with JEDEC standard 2M-bit E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

The MBM29F002T/002B/002ST/002SB is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in less than 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

A sector is typically erased and verified in 1 second (if already completely preprogrammed.)

This device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors.

The device features single 5.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ7 or by the Toggle Bit feature on DQ6. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability and cost effectiveness. The MBM29F002T/002B/002ST/002SB memory electrically erases the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The byte is programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

^\_\_\_\_

### **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE**

- One 16K byte, and two 8K bytes, one 32K byte, and three 64K bytes
- · Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	3FFFFH
16K byte	3BFFFH
8K byte	
8K byte	39FFFH
OI COYLO	37FFFH
32K byte	2FFFFH
64K byte	2000
64K byto	1FFFFH
64K byte	0FFFFH
64K byte	0000011
	00000H

		0000011
MBM29F002T/002ST	Sector	Architecture


	3FFFFH
64K byte	2FFFFH
64K byte	2111111
CAI/ hyda	1FFFFH
64K byte	0FFFFH
32K byte	
8K byte	07FFFH
	05FFFH
8K byte	03FFFH
16K byte	USIFFII
,	00000H

MBM29F002B/002SB Sector Architecture


### **■ PRODUCT SELECTOR GUIDE**

Part No.	MBM29F002T/002B/002ST/002SB								
Ordering Part No.	<b>–70</b>	-90	-12						
Max. Address Access Time (ns)	70	90	120						
Max. CE Access Time (ns)	70	90	120						
Max. OE Access Time (ns)	30	35	50						


### **■ BLOCK DIAGRAM**



### **■ CONNECTION DIAGRAMS**



### **■ CONNECTION DIAGRAMS**



### **■ LOGIC SYMBOL**




Table 1 MBM29F002T/002B/002ST/002SB Pin Configuration

Pin	Function
A <sub>0</sub> to A <sub>17</sub>	Address Inputs
DQ <sub>0</sub> to DQ <sub>7</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Hardware Reset Pin/Sector Protection Unlock
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply (5.0 V±10%)

#### **■ ORDERING INFORMATION**

#### **Standard Products**

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




Table 2 MBM29F002T/002B/002ST/002SB User Bus Operations

Operation	CE	ΘE	WE	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>A</b> 10	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	L	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	L	Code	Н
Read (3)	L	L	Н	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>A</b> 10	<b>D</b> оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>A</b> 10	Din	Н
Enable Sector Protection (2)	L	VID	T	Х	Х	L	VID	Х	Х	Н
Verify Sector Protection (2)	L	L	Н	L	Н	L	VID	L	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

**Legend:**  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ ,  $\neg \Box \neg = Pulse Input. See DC Characteristics for voltage levels.$ 

**Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 6.

- 2. Refer to the section on Sector Protection.
- 3.  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.

#### **Read Mode**

The MBM29F002T/002B/002ST/002SB has two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{\text{CE}}$  is the power control and should be used for a device selection.  $\overline{\text{OE}}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time ( $t_{ACC}$ ) is equal to the delay from stable addresses to valid output data. The chip enable access time ( $t_{CE}$ ) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins (assuming the addresses have been stable for at least  $t_{ACC}$ - $t_{OE}$  time).

### **Standby Mode**

There are two ways to implement the standby mode on the MBM29F002T/002B/002ST/002SB devices, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins; the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  inputs both held at  $V_{\text{CC}}\pm 0.3 \text{ V}$ . Under this condition the current is typically reduced to less than 5  $\mu$ A. A TTL standby mode ( $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins held at  $V_{\text{IH}}$ ), when the current required is reduced to approximately 1 mA. The device can be read with standard access time (tce) from either of these standby modes.

When using the  $\overline{\text{RESET}}$  pin only, a CMOS standby mode is achieved with  $\overline{\text{RESET}}$  input held at Vss±0.3 V ( $\overline{\text{CE}}$  = "H" or "L"). Under this condition the current is consumed is less than 100  $\mu$ A. A TTL standby mode ( $\overline{\text{RESET}}$  pin held at V $_{\text{L}}$  ( $\overline{\text{CE}}$  = "H" or "L"), when the current required is reduced to approximately 1 mA. Once the  $\overline{\text{RESET}}$  pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the  $\overline{\text{OE}}$  input.

### **Output Disable**

With the  $\overline{OE}$  input at a logic high level (V<sub>H</sub>), output from the device is disabled. This will cause the output pins to be in a high impedance state.

#### **Autoselect**

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force  $V_{ID}$  (11.5 V to 12.5 V) on address pin  $A_9$ . Two identifier bytes may then be sequenced from the device outputs by toggling address  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All addresses are don't cares except  $A_0$ ,  $A_1$ ,  $A_6$ , and  $A_{10}$ .

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F002T/002B/002ST/002SB is erased or programmed in a system without access to high voltage on the  $A_9$  pin. The command sequence is illustrated in Table 6 (refer to Autoselect Command section).

 $A_0 = V_{IL}$  represents the manufacturer's code (Fujitsu = 04H) and  $A_0 = V_{IH}$  the device identifier code (MBM29F002T = B0H, MBM29F002B = 34H, MBM29F002ST = DCH, and MBM29F002SB = 5DH). All identifires for manufacturer and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect,  $A_1$  must be  $V_{IL}$  (see Tables 3.1 and 3.2).

Table 3.1 MBM29F002T/002B/002ST/002SB Sector Protection Verify Autoselect Codes

Туре		A <sub>13</sub> to A <sub>17</sub>	<b>A</b> 10	<b>A</b> 6	<b>A</b> 1	Ao	code (HEX)
Manufacturer's Code		Х	Vıl	Vıl	Vıl	Vıl	04H
	MBM29F002T	Х	VıL	VıL	VıL	Vıн	ВОН
Davisa Cada	MBM29F002B	Х	VıL	VıL	VıL	Vıн	34H
Device Code	MBM29F002ST	Х	VIL	VIL	VıL	Vıн	DCH
	MBM29F002SB	Х	VıL	VIL	VIL	Vıн	5DH
Sector Protectio	r Protection		VIL	VIL	VIH	VIL	01H*

<sup>\*:</sup> Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

**Table 3.2 Expanded Autoselect Code Table** 

Туре		Code	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ <sub>4</sub>	DQ₃	DQ <sub>2</sub>	DQ₁	DQ₀
Manufacturer's Code		04H	0	0	0	0	0	1	0	0
	MBM29F002T	ВОН	1	0	1	1	0	0	0	0
Davisa Cada	MBM29F002B	34H	0	0	1	1	0	1	0	0
Device Code	MBM29F002ST	DCH	1	1	0	1	1	1	0	0
	MBM29F002SB	5DH	0	1	0	1	1	1	0	1
Sector Protection		01H	0	0	0	0	0	0	0	1

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Protection**

The MBM29F002T/002B/002ST/002SB features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 6). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ , (suggest  $V_{ID} = 11.5 \, \text{V}$ ),  $\overline{CE} = V_{IL}$ , and  $A_6 = V_{IL}$ . The sector addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$ ) should be set to the sector to be protected. Tables 4 and 5 define the sector address for each of the seven (7) individual sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the  $\overline{WE}$  pulse. Refer to figures 11 and 18 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$ ) while ( $A_{10}$ ,  $A_{6}$ ,  $A_{1}$ ,  $A_{0}$ ) = (0, 0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the device will produce 00H for unprotected sector. In this mode, the lower order addresses, except for  $A_{0}$ ,  $A_{1}$ ,  $A_{6}$ , and  $A_{10}$  are don't care. Address locations with  $A_{1} = V_{IL}$  are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$ ) are the sector address will produce a logical "1" at DQ $_0$  for a protected sector. See Table 3.1 and 3.2 for Autoselect codes.

### **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the MBM29F002T/002B/002ST/002SB devices in order to change data. The Sector Unprotection mode is activated by setting the  $\overline{RESET}$  pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the  $\overline{RESET}$  pin, all the previously protected sectors will be protected again.

Table 4 Sector Address Tables (MBM29F002T/002ST)

Sector Address	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	Address Range
SA0	0	0	Х	Х	Х	00000H to 0FFFFH
SA1	0	1	Х	Х	Х	10000H to 1FFFFH
SA2	1	0	Х	Х	Х	20000H to 2FFFFH
SA3	1	1	0	Х	Х	30000H to 37FFFH
SA4	1	1	1	0	0	38000H to 39FFFH
SA5	1	1	1	0	1	3A000H to 3BFFFH
SA6	1	1	1	1	Х	3C000H to 3FFFFH

### Table 5 Sector Address Tables (MBM29F002B/002SB)

Sector Address	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	A <sub>14</sub> A <sub>13</sub>		Address Range
SA0	0	0	0	0	X	00000H to 03FFFH
SA1	0	0	0	1	0	04000H to 05FFFH
SA2	0	0	0	1	1	06000H to 07FFFH
SA3	0	0	1	Х	X	08000H to 0FFFFH
SA4	0	1	X	X	X	10000H to 1FFFFH
SA5	1	0	Х	Х	Х	20000H to 2FFFFH
SA6	1	1	Х	Х	Х	30000H to 3FFFFH

Table 6	MBM29F002T/002B/002ST/002SB Command Definitions
Table 6	WIDINIZYFUUZ I/UUZD/UUZS I/UUZSD COIIIIIIAIIU DEIIIIIIIOIIS

Command Sequence	Bus Write Cycles	First Write (		Second Write (		Third Write (		Fourth Read/\ Cyc	<b>Vrite</b>	Fifth Write (		Sixth Write (	
	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset*	1	XXXXH	F0H	_	_	_	_	_	_	_	_	_	_
Read/Reset*	3	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD	_	_	_	_
Autoselect	3	5555H	AAH	2AAAH	55H	5555H	90H	_	_	_	_	_	_
Byte Program	4	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD	_	_	_	_
Chip Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA	30H
Sector Erase S	uspend	Erase c	an be	suspend	ed dur	ing secto	or eras	e with A	ddr (H	or L). Da	ata (BC	)H)	
Sector Erase R	esume	Erase c	an be	resumed	after	suspend	with A	ddr (H o	r L). D	ata (30H	)		

**Notes:** 1. Address bits A<sub>15</sub> to A<sub>17</sub> = X = H or L for all address commands except for Program Address (PA) and Sector Address (SA).

- 2. Bus operations are defined in Table 2.
- 3. RA = Address of the memory location to be read.
  - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the  $\overline{WE}$  pulse.
  - SA = Address of the sector to be erased. The combination of  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$  will uniquely select any sector.
- 4. RD = Data read from location RA during read operation.
  - PD = Data to be programmed at location PA. Data is latched on the falling edge of WE.

#### **Command Definitions**

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the sector Erase operation is in progress. Moreover both Read/ Reset commands are functionally equivalent, resetting the device to the read mode.

### **Read/Reset Command**

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

<sup>\*:</sup> Either of the two reset commands will reset the device.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address X000H retrieves the manufacture code of 04H. A read cycle from address X001H returns the device code (MBM29F002T = B0H, MBM29F002B = 34H, MBM29F002ST = DCH, MBM29F002SB = 5DH) (see Tables 3.1 and 3.2). All manufacturer and device codes will exhibit odd parity with the MSB (DQ<sub>7</sub>) defined as the parity bit.

Sector state (protection or unprotection) will be informed address X002H.

Scanning the sector addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ ) while ( $A_{10}$ ,  $A_{6}$ ,  $A_{1}$ ,  $A_{0}$ ) = (0, 0, 1, 0) will produce a logical "1" at device output DQ<sub>0</sub> for a protected sector.

To terminate the operation, it is necessary to write the read/reset command sequence into the register, and also to write the autoselect command during the operation, execute it after writing read/reset command sequence.

### **Byte Programming**

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program<sup>TM</sup> Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched (see Table 7, Hardware Sequence Flags). Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence,  $\overline{Data}$  Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to gurantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so will probably hang up the device (exceed timing limits), or perhaps result in an apparent success according to the data polling algorithm but a read from reset/read mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 14 illustrates the Embedded Programming Algorithm using typical command strings and bus operations.

#### Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase™ Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  pulse in the command sequence and terminates when the data on DQ<sub>7</sub> is "1" (see Write Operation Status section) at which time the device returns to read the mode.

Figure 15 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

#### **Sector Erase**

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{\text{WE}}$ , while the command (Data=30H) is latched on the rising edge of  $\overline{\text{WE}}$ . After time-out of 50  $\mu$ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s, otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50  $\mu$ s from the rising edge of the last  $\overline{WE}$  will initiate the execution of the Sector Erase command(s). If another falling edge of the  $\overline{WE}$  occurs within the 50  $\mu$ s time-out window the timer is reset (Monitor DQ3 to determine if the sector erase timer window is still open, see section DQ3, Sector Erase Timer). Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 6).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the  $\overline{WE}$  pulse for the last sector erase command pulse and terminates when the data on DQ<sub>7</sub> is "1" (see Write Operation Status section) at which time the device returns to the read mode.  $\overline{Data}$  polling must be performed at an address within any of the sectors being erased.

Figure 15 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### **Erase Suspend**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads (not program) from a non-busy sector. This command is applicable ONLY during the Sector Erase operation and will be ignored if written during the Chip Erase or Programming operation. The Erase Suspend command (B0H) will be allowed only during the Sector Erase Operation that will include the sector erase time-out period after the Sector Erase commands (30H). Writing this command during the time-out will result in immediate termination of the time-out period. Any subsequent writes of the Sector Erase command will be taken as the Erase Resume command. Note that any other commands during the time out will reset the device to read mode. The addresses are don't-cares when writing the Erase Suspend or Erase Resume commands. When the Erase Suspend command is written during a Sector Erase operation, the device will take a maximum of 15 μs to suspend the erase operation. When the device has entered the erase-suspended mode, the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignore. Another Erase Suspend command can be written after the chip has resumed erasing.

### **Write Operation Status**

Table 5 Hardware Sequence Flags

		Status	DQ <sub>7</sub>	$DQ_6$	DQ <sub>5</sub>	DQ₃	DQ <sub>2</sub>
	Embedded Program™ Algorithm			Toggle	0	0	1
	Embedded Erase™ Algorithm			Toggle	0	1	Toggle
In Progress	Erase Suspended Mode	Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ <sub>7</sub>	Toggle (Note 1)	0	0	1 (Note 2)
	Embedded Program™ Algorithm			Toggle	1	0	1
Exceeded Time Limits	Program/Erase in Embedded Erase™ Algorithm			Toggle	1	1	N/A
	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ <sub>7</sub>	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.
- 3. DQo and DQ1 are reserve pins for future use.
- 4. DQ4 is for Fujitsu internal use only.

#### DQ<sub>7</sub>

### **Data** Polling

The MBM29F002T/002B/002ST/002SB devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program™ Algorithm an attempt to read the device will produce the complement of the data last written to DQ<sub>7</sub>. Upon completion of the Embedded Program™ Algorithm, an attempt to read the device will produce the true data last written to DQ<sub>7</sub>. During the Embedded Erase™ Algorithm, an attempt to read the device will produce a "0" at the DQ<sub>7</sub> output. Upon completion of the Embedded Erase™ Algorithm an attempt to read the device will produce a "1" at the DQ<sub>7</sub> output. The flowchart for Data Polling (DQ<sub>7</sub>) is shown in Figure 16.

For chip erase and sector erase, the  $\overline{Data}$  Polling is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence.  $\overline{Data}$  Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29F002T/002B/002ST/002SB data pins ( $\overline{DQ_7}$ ) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that the device is driving status information on  $\overline{DQ_7}$  at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the  $\overline{DQ_7}$  output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and  $\overline{DQ_7}$  has a valid data, the data outputs on  $\overline{DQ_0}$  to  $\overline{DQ_0}$  may be still invalid. The valid data on  $\overline{DQ_0}$  to  $\overline{DQ_7}$  will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase™ Algorithm, or sector erase time-out (see Table 7).

See Figure 8 for the Data Polling timing specifications and diagrams.

#### DQ<sub>6</sub>

### Toggle Bit I

The MBM29F002T/002B/002ST/002SB also features the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit I will toggle for about  $2\,\mu s$  and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100  $\mu s$  and then drop back into read mode, having changed none of the data.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ<sub>6</sub> to toggle. In addition, an Erase Suspend/Resume command will cause DQ<sub>6</sub> to toggle.

See Figure 9 for the Toggle Bit timing specifications and diagrams.

### $DQ_5$

### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed.  $\overline{Data}$  Polling is the only operating function of the device under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Table 2.

The  $DQ_5$  failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  bit and  $DQ_6$  never stops toggling. Once the device has exceeded timing limits, the  $DQ_5$  bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used.

### $DQ_3$

#### **Sector Erase Timer**

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If  $\overline{\text{Data}}$  Polling or the Toggle Bit indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands (except erase suspend command) to the device will be ignored until the erase operation is completed as indicated by  $\overline{\text{Data}}$  Polling or Toggle Bit. If DQ<sub>3</sub> is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system

software should check the status of DQ<sub>3</sub> prior to and following each subsequent sector erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

Refer to Table 7: Hardware Sequence Flags.

#### $DQ_2$

### Toggle Bit II

This toggle bit II, along with DQ<sub>6</sub>, can be used to determine whether the device is in the Embedded Erase™ Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase<sup>TM</sup> Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

DQ<sub>6</sub> is different from DQ<sub>2</sub> in that DQ<sub>6</sub> toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

For example, DQ<sub>2</sub> and DQ<sub>6</sub> can be used together to determine the erase-suspend-read mode (DQ<sub>2</sub> toggles while DQ<sub>6</sub> does not). See also Table 7 and Figure 13.

Furthermore, DQ<sub>2</sub> can also be used to determine which sector is being erased. When the device is in the erase mode, DQ<sub>2</sub> toggles if this bit is read from the erasing sector.

### **RESET**

#### **Hardware Reset**

The MBM29F002T/002B/002ST/002SB devices may be reset by driving the  $\overline{RESET}$  pin to  $V_{IL}$ . The  $\overline{RESET}$  pin has a pulse requirement and has to be kept low ( $V_{IL}$ ) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20  $\mu$ s after the  $\overline{RESET}$  pin is driven low. Furthermore, once the  $\overline{RESET}$  pin goes high, the device requires an additional 50 ns before it will allow read access. When the  $\overline{RESET}$  pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/ $\overline{BY}$  output signal should be ignored during the  $\overline{RESET}$  pulse. Refer to Figure 10 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase™ Algorithm, there is a possibility that the eraseing sector(s) cannot be used.

#### **Data Protection**

The MBM29F002T/002B/002ST/002SB are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{CC}$  power-up and power-down, a write cycle is locked out for  $V_{CC}$  less than 3.2 V (typically 3.7 V). If  $V_{CC} < V_{LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the  $V_{CC}$  level is greater than  $V_{LKO}$ . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when  $V_{CC}$  is above 3.2 V.

If Embedded Erase™ Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

### **Logical Inhibit**

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

### **Power-Up Write Inhibit**

Power-up of the device with  $\overline{WE} = \overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

### ■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	25°C to +85°C
Voltage with Respect to Ground All pins except A <sub>9</sub> , $\overline{OE}$ , $\overline{RESET}$ (Note 1)	2.0 V to +7.0 V
Vcc (Note 1)	2.0 V to +7.0 V
A <sub>9</sub> , $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ (Note 2)	

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
  - 2. Minimum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins are -0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins may negative overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins are +13.0 V which may positive overshoot to 13.5 V for periods of up to 20 ns.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### **■ RECOMMENDED OPERATING RANGES**

Commercial Devices

Ambient Temperature (TA) ......-20°C to +70°C Vcc Supply Voltages .....+4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.


**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.


Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

### **■ MAXIMUM OVERSHOOT**







### **■ DC CHARACTERISTICS**

### • TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Iц	Input Leakage Current	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> Max.	_	±1.0	μА
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	_	±1.0	μΑ
Ішт	A <sub>9</sub> , $\overline{OE}$ , $\overline{RESET}$ Inputs Leakage Current	Vcc = Vcc Max. A <sub>9</sub> , <del>OE</del> , <del>RESET</del> = 12.0 V	_	50	μΑ
Icc1	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	35	mA
Icc2	Vcc Active Current (Note 2)	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \overline{\text{OE}} = \text{V}_{\text{IH}}$	_	50	mA
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{CE}$ = ViH, $\overline{RESET}$ = ViH	_	1.0	mA
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = VIL	_	1.0	mA
VIL	Input Low Level	_	-0.5	0.8	V
ViH	Input High Level	_	2.0	Vcc+0.5	V
VID	Voltage for Autoselect and Sector Protection (A <sub>9</sub> , OE, RESET) (Note 3)	Vcc = 5.0 V	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 5.8 mA, Vcc = Vcc Min.	_	0.45	V
Vон	Output High Voltage Level	lон = −2.5 mA, Vcc = Vcc Min.	2.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	3.2	4.2	V

**Notes:** 1. The loc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz).

The frequency component typically is 2 mA/MHz.

- 2. lcc active while Embedded Algorithm (program or erase) is in progress.
- 3. Applicable to sector protection function.

### • CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Li	Input Leakage Current	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> Max.	_	±1.0	μΑ
Іго	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	_	±1.0	μА
Ішт	A <sub>9</sub> , $\overline{\text{OE}}$ , $\overline{\text{RESET}}$ Inputs Leakage Current	Vcc = Vcc Max. A <sub>9</sub> , <del>OE</del> , <del>RESET</del> = 12.0 V	_	50	μА
Icc1	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	35	mA
Icc2	Vcc Active Current (Note 2)	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \overline{\text{OE}} = \text{V}_{\text{IH}}$	_	50	mA
Іссз	Vcc Current (Standby)	$Vcc = Vcc Max., \overline{CE} = Vcc \pm 0.3$ V, $\overline{RESET} = Vcc \pm 0.3 V$	_	5	μΑ
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	5	μΑ
VIL	Input Low Level	_	-0.5	0.8	V
ViH	Input High Level	_	0.7×Vcc	Vcc+0.3	V
VID	Voltage for Autoselect and Sector Protection (A <sub>9</sub> , OE, RESET) (Note 3)	Vcc = 5.0 V	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 5.8 mA, Vcc = Vcc Min.	_	0.45	V
V <sub>OH1</sub>	Output High Voltage Lavel	lон = −2.5 mA, Vcc = Vcc Min.	0.85×Vcc	_	V
V <sub>OH2</sub>	Output High Voltage Level	Іон = −100 μA, Vcc = Vcc Min.	Vcc-0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	3.2	4.2	V

**Notes:** 1. The loc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz).

The frequency component typically is 2 mA/MHz.

- 2. Icc active while Embedded Algorithm (program or erase) is in progress
- 3. Applicable to sector protection function.

### **■** AC CHARACTERISTICS


Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-70 (Note)	–90 (Note)	–12 (Note)	Unit
JEDEC	Standard				(Note)	(NOIC)	(Note)	
tavav	<b>t</b> RC	Read Cycle Time	_	Min.	70	90	120	ns
tavqv	tacc	Address to Output Delay	$\frac{\overline{CE} = V_{IL}}{\overline{OE} = V_{IL}}  Max. \qquad 70$		90	120	ns	
<b>t</b> ELQV	<b>t</b> ce	Chip Enable to Output Delay	<del>OE</del> = V <sub>IL</sub> Max.		70	90	120	ns
<b>t</b> GLQV	<b>t</b> oe	Output Enable to Output Delay	— Max.		30	40	50	ns
<b>t</b> EHQZ	<b>t</b> DF	Chip Enable to Output High-Z	_	Max.	20	20	30	ns
<b>t</b> gнqz	<b>t</b> DF	Output Enable to Output High-Z	_	Max.	20	20	30	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	— Min.		0	0	0	ns
_	<b>t</b> READY	RESET Pin Low to Read Mode	_	Max.	20	20	20	μs

Notes: Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 20 ns Input pulse levels: 0.45 V to 2.4 V Timing measurement reference level

> Input: 0.8 V and 2.0 V Output: 0.8 V and 2.0 V



# • Write/Erase/Program Operations Alternate WE Controlled Writes

Parameter Symbols			Description		70	20	40	11
JEDEC	Standard		Description		<b>-70</b>	<b>-90</b>	-12	Unit
tavav	twc	Write Cycle Tim	Min.	70	90	120	ns	
tavwl	tas	Address Setup	Time	Min.	0	0	0	ns
twlax	<b>t</b> AH	Address Hold T	ime	Min.	45	45	50	ns
<b>t</b> <sub>DVWH</sub>	tos	Data Setup Tim	e	Min.	30	45	50	ns
twhdx	<b>t</b> DH	Data Hold Time		Min.	0	0	0	ns
_	toes	Output Enable S	Setup Time	Min.	0	0	0	ns
		Output Enable	Read	Min.	0	0	0	ns
_	<b>t</b> oeh	Hold Time	Toggle and Data Polling	Min.	10	10	10	ns
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover 1	Time Before Write	Min.	0	0	0	ns
<b>t</b> ELWL	tcs	CE Setup Time		Min.	0	0	0	ns
twheh	tсн	CE Hold Time	CE Hold Time		0	0	0	ns
twlwh	twp	Write Pulse Width		Min.	35	45	50	ns
twhwL	twpн	Write Pulse Wic	Write Pulse Width High		20	20	20	ns
twnwh1	twhwh1	Byte Programm	Byte Programming Operation		8	8	8	μs
		Cantar Franco	negation (Note 4)	Тур.	1	1	1	sec
<b>t</b> whwh2	twhwh2	Sector Erase O	peration (Note 1)	Max.	15	15	15	sec
_	tvcs	Vcc Setup Time		Min.	50	50	50	μs
_	<b>t</b> vlht	Voltage Transition Time (Note 2)		Min.	4	4	4	μs
_	twpp	Write Pulse Width (Note 2)		Min.	100	100	100	μs
_	toesp	OE Setup Time to WE Active (Note 2)		Min.	4	4	4	μs
_	tcsp	CE Setup Time	CE Setup Time to WE Active (Note 2)		4	4	4	μs
_	<b>t</b> RP	RESET Pulse V	Vidth	Min.	500	500	500	ns

**Notes:** 1. This does not include the preprogramming time.

2. Applicable to sector protection function.


### • Write/Erase/Program Operations Alternate CE Controlled Writes


Parameter Symbols		Description			-70	00	40	11:4
JEDEC	Standard		Description			<b>-90</b>	<b>–12</b>	Unit
tavav	twc	Write Cycle Tim	е	Min.	70	90	120	ns
tavel	<b>t</b> as	Address Setup	Time	Min.	0	0	0	ns
<b>t</b> ELAX	<b>t</b> ah	Address Hold T	ime	Min.	45	45	50	ns
<b>t</b> DVEH	<b>t</b> os	Data Setup Tim	e	Min.	30	45	50	ns
<b>t</b> endx	tон	Data Hold Time		Min.	0	0	0	ns
_	toes	Output Enable S	Output Enable Setup Time		0	0	0	ns
	tоен	Output Enable Hold Time	Read	Min.	0	0	0	ns
_			Toggle and Data Polling	Min.	10	10	10	ns
<b>t</b> GHEL	<b>t</b> GHEL	Read Recover 1	Time Before Write	Min.	0	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	0	ns
<b>t</b> ehwh	twн	WE Hold Time		Min.	0	0	0	ns
<b>t</b> eleh	<b>t</b> CP	CE Pulse Width		Min.	35	45	50	ns
<b>t</b> ehel	<b>t</b> cph	CE Pulse Width	High	Min.	20	20	20	ns
<b>t</b> whwh1	<b>t</b> wnwn1	Byte Programm	Byte Programming Operation		8	8	8	μs
	4	C		Тур.	1	1	1	sec
<b>t</b> whwh2	twhwh2	Sector Erase Operation (Note)		Max.	15	15	15	sec
_	tvcs	Vcc Setup Time		Min.	50	50	50	μs
_	<b>t</b> RP	RESET Pulse V	Vidth	Min.	500	500	500	ns


**Note:** This does not include the preprogramming time.

### **■ SWITCHING WAVEFORMS**

Key to Switching Waveforms











- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.


Figure 5 Alternate WE Controlled Program Operation Timings































**Note:**  $DQ_7$  is rechecked even if  $DQ_5 = "1"$  because  $DQ_7$  may change simultaneously with  $DQ_5$ .


Figure 16 Data Polling Algorithm




**Note:** DQ $_6$  is rechecked even if DQ $_5$  = "1" because DQ $_6$  may stop toggling at the same time as DQ $_5$  changing to "1".

Figure 17 Toggle Bit Algorithm






#### **■ TYPICAL CHARACTERISTICS CURVES**



(Continued)



#### **■ ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Limits			Unit	Comments	
Farameter	Min.	Тур.	Max.	Onit	Comments	
Sector Erase Time	_	1	15	sec	Excludes 00H programming prior to erasure	
Byte Programming Time	_	8	500	μs	Excludes system-level overhead	
Chip Programming Time	_	2.1	13	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	Cycles	_	

#### ■ 32-PIN TSOP PIN CAPACITANCE (MBM29F002T/002B)

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	7	8	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	10	pF

**Note:** Test conditions  $T_A = 25^{\circ}C$ , f = 1.0 MHz

#### ■ 40-PIN TSOP PIN CAPACITANCE (MBM29F002ST/002SB)

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	8	9	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8.5	11.5	pF


**Note:** Test conditions  $T_A = 25^{\circ}C$ , f = 1.0 MHz


#### **■ 32-PIN PLCC PIN CAPACITANCE**


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	7	8	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	10	pF


**Note:** Test conditions  $T_A = 25^{\circ}C$ , f = 1.0 MHz


#### **■ PACKAGE DIMENSIONS**











#### **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000

Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9704

© FUJITSU LIMITED Printed in Japan